主页 >> 半导体&集成电路(IC) >> 可编程逻辑 IC - XC2S150-5PQG208C

XC2S150-5PQG208C

工厂型号: XC2S150-5PQG208C
型号类别: 可编程逻辑 IC
厂商: XILINX
型号: XC2S150-5PQG208C
批号:
数量: 8636
更新日期: 2011/09/20

我们的销售团队能用多国语言交流,给予您及时的反馈!

*我们在周一至周五给你提供24小时的咨询服务。
*我们会在您询价24小时之内给予您一个详尽的报价。
*我们提供免费代用产品服务。

描述

特点

应用

XC2S150-5PQG208C 描述

    (1) Dolby Available only to licensees of Dolby Laboratories   Licensing Corporation, San Francisco, CA94111, USA, from   whom licensing and application information must be obtained.   Dolby is a registered trade-mark of Dolby Laboratories   Licensing Corporation.

XC2S150-5PQG208C 特点

    High-voltage start-up. The current flowing into this pin charges the capacitor connected between pin Vcc and GND to start up the IC. Whilst the chip is in save mode, the generator is cycled on-off between turn-on and save mode voltages. When the chip works in operating mode the generator is shut down and it is re-enabled when the Vcc voltage falls below the UVLO threshold. According to the required VREF pin current, this pin can be connected to the rectified mains voltage either directly or through a resistor.

XC2S150-5PQG208C 应用

    After the OTG Host detects one of the above pulsing methods, it will reset the entire USB tree, and will re- enumerate each device. After completion of enumeration, the downstream device will be capable of communicating through Hub, to the Host.
询价
姓名 *: 除了和您交流有关我们公司的相关信息,我们不会把您的电子邮件用于其他任何目的, 同时,公司也不会向第三方提供或透漏您的信息。
公司名称 *:
联系电话 *:
电子邮箱 *:
型号 *:
数量 *:
内容 :
如果我们公司的库存数据库中没有您需要的元器件,请在备注栏输入型号、数量,我们会为您提供紧急物料搜寻服务查找。

相关型号

型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
  The floating-point register file is made u
13848
Hardware Reset, active Low. Provides a hardware me
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
15491
Wiper position programming defaults to midscale a
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
17911
via an RF or an infrared transmission medium upo
4950
Note 2: The maximum power dissipation is dictated
4838
  The BRT (Bias Resistor Transistor) contains
4726
The deserializer stays in lock until it cannot de
8877
Output, Pin 14, is suitable for controlling a pow
3499
The challenge for an integrated clock-recovery cir
15385
Figure 1 shows a typical soldering profile for th
14663
Programmable low and high gain (<2 dB resoluti
19152
For example, if a block of data is to be transfer
15000
IC ground Enable/disable Control input (duty cyc