xc3s50an-4tqg144c DataSheet
DATASHEET
xc3s50an-4tqg144c 描述
A high on the MASTER RESET (MR) sets all the control logic marker bits to 0. DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. Thus, MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D0 to D3) are immediately moved into the first location upon completion of the reset process.
xc3s50an-4tqg144c 特点
IGBT Co-pack switches. The NTC thermistor mounted near the inverter provides temperature sensing capability. The lead spac- ing on the power assembly meets UL840 pollution level 2 requirements. The power circuit and layout are carefully designed to mini- mize inductance in the power path, to reduce noise during inverter operation and to improve the inverter efficiency. The power level interfaces to the Driver-Plus Board through solder pins, minimizing assembly and alignment. The power assembly is designed to be mounted to a heat sink with five screw mount positions, one in each corner and a fifth near the center, in order to insure good thermal contact between the IMS and the heat sink.
xc3s50an-4tqg144c 应用
Only stops CPUCLK_CS "Complementary" clock of differential pair CPU output. This open drain outputs needs an external 1.5V pull-up. "True" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5V pull-up. CPU clock to the chipset 14.318 Mhz reference clock
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
19152
For example, if a block of data is to be transfer
13848
Hardware Reset, active Low. Provides a hardware me
3597
NOTES: 1. Stresses greater than those listed und
15724
Device on 50mm*50mm*1.5mm epoxy PCB FR4 wi
19154
Notes: 1. For Max. or Min. conditions, use appro