主页 >> 半导体&集成电路(IC) >> 内存 - xc95144xl-10tqg144c

xc95144xl-10tqg144c

工厂型号: xc95144xl-10tqg144c
型号类别: 内存
厂商: XILINX
型号: xc95144xl-10tqg144c
批号:
数量: 6289
更新日期: 2011/09/20

我们的销售团队能用多国语言交流,给予您及时的反馈!

*我们在周一至周五给你提供24小时的咨询服务。
*我们会在您询价24小时之内给予您一个详尽的报价。
*我们提供免费代用产品服务。

描述

特点

应用

xc95144xl-10tqg144c 描述

    

xc95144xl-10tqg144c 特点

    Dual channel 16-bit resolution: XC95144XL-10TQG144C 14-bit resolution: XC95144XL-10TQG144C 2- or 4-quadrant, 4 MHz BW multiplying DAC 1 LSB DNL 1 LSB INL for XC95144XL-10TQG144C, 2 LSB INL for XC95144XL-10TQG144C Operating supply voltage: 2.7 V to 5.5 V Low noise: 12 nV/Hz Low power: IDD = 10 µA max 0.5 µs settling time Built-in RFB facilitates current-to-voltage conversion Built-in 4-quadrant resistors allow 0 V to C10 V, 0 V to +10 V,   or 10 V outputs 2 mA full-scale current 20%, with VREF = 10 V Extended automotive operating temperature range:   C40C to +125C Selectable zero-scale/midscale power-on presets Compact TSSOP-38 package

xc95144xl-10tqg144c 应用

     The Hynix HYM71V8M635B(L)T6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix HYM71V8M635B(L)T6 Series are fully synchronous operation referenced to the positive edge of the clock . All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.
询价
姓名 *: 除了和您交流有关我们公司的相关信息,我们不会把您的电子邮件用于其他任何目的, 同时,公司也不会向第三方提供或透漏您的信息。
公司名称 *:
联系电话 *:
电子邮箱 *:
型号 *:
数量 *:
内容 :
如果我们公司的库存数据库中没有您需要的元器件,请在备注栏输入型号、数量,我们会为您提供紧急物料搜寻服务查找。

相关型号

型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
  The floating-point register file is made u
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
13759
The A-to-B enable (CEAB) input must be low in ord
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
  These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
19152
For example, if a block of data is to be transfer
14663
Programmable low and high gain (<2 dB resoluti
14077
There are recommended techniques such as grooves
18010
Design and specifications are subject to cha
8886
The mounting area was reduced by mak- ing the tw
18416
Power supply voltage   VCCs = 2.7 V~3.6 V &
17046
I Dual-Mode Pin. Cascaded C The first device in th
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
15491
Wiper position programming defaults to midscale a