XC9572-15pcg84c DataSheet
DATASHEET
XC9572-15pcg84c 描述
The XC5200 Field-Programmable Gate Array Family is engineered to deliver low cost. Building on experiences gained with three previous successful SRAM FPGA fami- lies, the XC5200 family brings a robust feature set to pro- grammable logic design. The VersaBlock™ logic module, the VersaRing I/O interface, and a rich hierarchy of inter- connect resources combine to enhance design flexibility and reduce time-to-market. Complete support for the XC5200 family is delivered through the familiar Xilinx soft- ware environment. The XC5200 family is fully supported on popular workstation and PC platforms. Popular design entry methods are fully supported, including ABEL, sche- matic capture, VHDL, and Verilog HDL synthesis. Design- ers utilizing logic synthesis can use their existing tools to design with the XC5200 devices.
XC9572-15pcg84c 特点
Unlike resistive sensors such as thermistors, this family does not require a signal conditioning circuit. The voltage output pin can be directly connected to an ADC input of a microcontroller. The XC9572-15PCG84C and XC9572-15PCG84C temperature coefficients are scaled to provide a 1 C/bit resolution for an 8-bit ADC with a reference voltage of 2.5V and 5V, respectively.
XC9572-15pcg84c 应用
Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
13759
The A-to-B enable (CEAB) input must be low in ord
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
14663
Programmable low and high gain (<2 dB resoluti
11204
IOAPIC clock output. (14.318 MHz) Poweredby VDDL
7372
pin signalised an interrupt (logic 0). However, if
14842
drivers to drive either 3.3V or 2.5V output level
18994
The ispLSI 5000VE encompasses the innovative fea-
16794
11+
II, the maximum input current at maximum input vo
14048
Addresses and chip enables are registered at risin
5208
A high on the MASTER RESET (MR) sets all the cont
13848
Hardware Reset, active Low. Provides a hardware me
3597
NOTES: 1. Stresses greater than those listed und