xc3s1200e-4fgg400c DataSheet
DATASHEET
xc3s1200e-4fgg400c 描述
RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).
xc3s1200e-4fgg400c 特点
The XC3S1200E-4FGG400CC/XC3S1200E-4FGG400C consists of two identical, inde- pendent, 4-stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. Q out- puts are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Re- setting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one XC3S1200E-4FGG400CC/XC3S1200E-4FGG400C package, or to more than 8 stages using additional XC3S1200E-4FGG400CC/XC3S1200E-4FGG400Cs is possible.
xc3s1200e-4fgg400c 应用
In the areas of strategic focus and in the wake of successful product launches, the GSM business posted 84% year-on- year growth in shipments and Japanese standards shipments increased 45% year-on-year. This business growth is attributable to a strengthened product offering coupled with strongly improved supply and logistics performance.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
13848
Hardware Reset, active Low. Provides a hardware me
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
15491
Wiper position programming defaults to midscale a
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
8877
Output, Pin 14, is suitable for controlling a pow
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
4981
In more severe ambient conditions, the package/ju
9894
(Notes) 1. Power types and 1 Form A types are ava
19424
After Preset Mode inputs have been changed to one
8636
(1) Dolby Available only to licensees of Dolby La
15385
Figure 1 shows a typical soldering profile for th