XCF02SVOG20C DataSheet
DATASHEET
XCF02SVOG20C 描述
The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
XCF02SVOG20C 特点
2.3 External Special Function Registers (XFR) The XFR is a group of registers allocated in the 8051 external RAM area 00h - 2Fh. Most of the registers are used for USB function. Program can initialize Ri value and use "MOVX" instruction to access these registers.
XCF02SVOG20C 应用
SYNC - This pin is the input pin for external frequency synchronization. The switching frequency of the device can be synchronized by an external clock signal inserted at this pin. The oscillator timing capacitor, CT, is still required, even if an external clock is used. Program the free-running frequency to be a minimum of 10% slower than the SYNC input frequency.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
11204
IOAPIC clock output. (14.318 MHz) Poweredby VDDL
7372
pin signalised an interrupt (logic 0). However, if
18994
The ispLSI 5000VE encompasses the innovative fea-
16794
11+
II, the maximum input current at maximum input vo
11466
High Power Switching Regulator Controller for DDR
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
3275
Continuous Drain Current, VGS @ 10V Continuous D
3499
The challenge for an integrated clock-recovery cir