xc95288xl-7pqg208c DataSheet
DATASHEET
xc95288xl-7pqg208c 描述
4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein. If alternate screening is being performed in accordance with E.5.3.1d of MIL-PRF-19500, a sample of screened devices shall be submitted to and pass the requirements of group A1 and A2 inspection only (table VIb, group B, subgroup 1 is not required to be performed again if group B has already been satisfied in accordance with 4.4.2).
xc95288xl-7pqg208c 特点
• Compliant with ATM, SONET OC-3, SDH STM-1 and SONET OC-12, SDH STM-4 • Meets mezzanine standard height of 9.8 mm • Compact integrated transceiver unit with C MQW laser diode transmitter C InGaAs PIN photodiode receiver C Duplex SC receptacle • Class 1 FDA and IEC laser safety compliant • FDA Accession No. 9520890-12, 9520890-13 • Single power supply (3.3 V) • Signal detect indicator • PECL differential inputs and outputs • Process plug included • Input Signal Monitor • Wave solderable and washable with process plug inserted • Industry standard multisource 1x9 footprint • For distances of up to 15 km on single mode fiber
xc95288xl-7pqg208c 应用
The following discussion refers to the schematic in figure 2 below. A FET current source is used to bias a 6.3V zener diode. The zener voltage is divided by the resistor network R1 and R2. This voltage is then applied to the noninverting input of the operational amplifier which amplifies the voltage to produce a 4.500V output. The gain is determined by the resistor networks R3 and R4: G=1 + R4/R3. The 6.3V zener diode is used because it is the most stable diode over time and temperature.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
13759
The A-to-B enable (CEAB) input must be low in ord
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
14663
Programmable low and high gain (<2 dB resoluti
18010
Design and specifications are subject to cha
11206
OSCS is a system oscillator I/O pin connected to
11204
IOAPIC clock output. (14.318 MHz) Poweredby VDDL
7372
pin signalised an interrupt (logic 0). However, if
14842
drivers to drive either 3.3V or 2.5V output level
11540
2. Intersil Pb-free plus anneal products employ s
14971
Parameter SK Clock Frequency SK High Time
7501
Two N-channel MOSFETs provide the level shifting
11877
Typical represents the average reading at
10154
VBBOutput reference voltage-1.38-1.22VIBB = 0.4 m