XC9572XL-7TQG100C DataSheet
DATASHEET
XC9572XL-7TQG100C 描述
drivers to drive either 3.3V or 2.5V output levels while the device logic and the output current drive is always pow- ered from 3.3V. The output drivers also provide individually programmable edge rates and open drain capability. A programmable pullup resistor is provided to tie off un- used inputs and a programmable bus-hold latch is available to hold tristate outputs in their last valid state until the bus is driven again by some device.
XC9572XL-7TQG100C 特点
dualoct received from the DQA/DQB data pins of the Channel to be loaded into the write buffer. There is also space in the write buffer for the BC bank address and C column address information. The data in the write buffer is automatically retired (written with optional bytemask) to one of the 64 dualocts of one of the sense amps during a subsequent COP command. A retire can take place during a RD, WR, or NOCOP to another device, or during a WR or NOCOP to the same device. The write buffer will not retire during a RD to the same device. The write buffer reduces the delay needed for the internal DQA/DQB data path turn-around.
XC9572XL-7TQG100C 应用
Mechanical Characteristics • Reel Options: MBR0530T1 = 3,000 per 7 reel/8 mm tape Reel Options: MBR0530T3 = 10,000 per 13 reel/8 mm tape • Device Marking: B3 • Polarity Designator: Cathode Band • Weight: 11.7 mg (approximately) • Case: Epoxy, Molded • Finish: All External Surfaces Corrosion Resistant and Terminal Leads are Readily Solderable • Lead and Mounting Surface Temperature for Soldering Purposes: 260C Max. for 10 Seconds
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
11204
IOAPIC clock output. (14.318 MHz) Poweredby VDDL
7372
pin signalised an interrupt (logic 0). However, if
18994
The ispLSI 5000VE encompasses the innovative fea-
16794
11+
II, the maximum input current at maximum input vo
7372
pin signalised an interrupt (logic 0). However, if
14120
The API8208A eliminates the need of complicated c
6819
Leakage Current: Capacitors shall be stabilized at
10249
Built-in Schmitt trigger circuit High level out
8879
This document states the current technical specif