XC9572XL-10TQG100I DataSheet
DATASHEET
XC9572XL-10TQG100I 描述
Programmable low and high gain (<2 dB resolution) Low range: −11 dB to +17 dB High range: +6 dB to +34 dB Differential input and output: 200 Ω differential input 100 Ω differential output 7 dB noise figure @ maximum gain Two-tone IP3 of +35 dBm @ 70 MHz −3 dB bandwidth of 750 MHz 40 dB precision gain range Serial 8-bit digital interface Wide input dynamic range Power-down feature Single 3 V to 5 V supply
XC9572XL-10TQG100I 特点
The microprocessor monitor circuitry of the XC9572XL-10TQG100I provides three basic functions. First, a precision temperature-compensated reference and comparator circuit monitors the status of VCC. When an out-of- tolerance condition occurs, an internal power-fail signal is generated which forces the reset to the active state. When VCC returns to an in-tolerance condition, the reset signals are kept in the active state for 250 ms to allow the power supply and processor to stabilize. The second microprocessor monitor function is pushbutton reset control. The XC9572XL-10TQG100I debounces a pushbutton input and guarantees an active reset pulse width of 250 ms. The third function is a watchdog timer. The XC9572XL-10TQG100I has an internal timer that forces the reset signals to the active state if the strobe input is not driven low prior to watchdog time-out.
XC9572XL-10TQG100I 应用
BIAS CURRENT TEST A functional diagram of the bias current test circuit is shown in Figure 1 The output of the triangular wave generator and the output of the test circuit respectively drive the horizon- tal and vertical deflection of an oscilloscope The device under test (cascaded with the integrator A7) is connected in a differential amplifier configuration by R1 R2 R3 and R4 The inputs of this differential amplifier are driven in common from the output of the triangular wave generator through attenuator R8 and amplifier A8 The inputs of the device under test are connected to the feedback network through resistors R5 and R6 shunted by the switch S5a and S5b
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
13759
The A-to-B enable (CEAB) input must be low in ord
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
7530
These data selectors/multiplexers contain invert
11204
IOAPIC clock output. (14.318 MHz) Poweredby VDDL
7372
pin signalised an interrupt (logic 0). However, if
14842
drivers to drive either 3.3V or 2.5V output level
18994
The ispLSI 5000VE encompasses the innovative fea-
16794
11+
II, the maximum input current at maximum input vo
19152
For example, if a block of data is to be transfer
15000
IC ground Enable/disable Control input (duty cyc
7530
These data selectors/multiplexers contain invert
6160
These Schottky barrier diodes are designed
19657
• True dual-ported memory cells which allow