XC3S500E-4FGG320C DataSheet
DATASHEET
XC3S500E-4FGG320C 描述
Before the A/D digitizing the voice-band analog signal into digital format, the analog signal can be processed by a built-in Automatic Level Control (ALC) and pro- grammable Gain Amplifier (PGA). The ALC circuit controls the input level of A/D converter to about 1.5 Volt, so as to get a better signal to noise ratio during a low-level input. The PGA circuit is used to control the gain of different sources : microphone, aux or line input. After the digital data is converted into analog signal by the D/A converter, a fully differential line driver is supported to drive the telephone line directly without the need of external amplifier. On the other hand, the analog signal can be monitored by passing the analog signal to the on-chip volume control circuit, which can drive an external driver like LM386.
XC3S500E-4FGG320C 特点
Thermal Design The XC3S500E-4FGG320C incorporates an internal thermal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction tempera- tures in the range of 1508C, it is recommended that the selected heat sink be chosen such that during maxi- mum continuous load operation the junction tempera- ture is kept below this number. The example given shows the steps in selecting the proper regulator heat sink for driving the Pentium XC3S500E-4FGG320CXC3S500E-4FGG320CTM processor GTL+ termination resistors and the Clock XC3S500E-4FGG320CC using the XC3S500E-4FGG320C TO-263 package.
XC3S500E-4FGG320C 应用
(EIAJ1201) Sampling Rate: 32/44.1/48/88.2/96 kHz Recover 128 / 256 / 384 / 512 fs System Clock Very Low Jitter System Clock Output (80ps Typically) On-Chip Master Clock Oscillator, Only an External 12.000 MHz or 16.000 MHz Crystal Is Required Selectable Output PCM Audio Data Format Output User Bit Data, Flag Signals, and Channel Status Data With Block Start Signal Single + 3.3-V Power Supply Package: 28 SSOP
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
10503
In addition, the PCI interface can either be used
9133
RF Micro Devices believes the furnished informati
4981
In more severe ambient conditions, the package/ju
9894
(Notes) 1. Power types and 1 Form A types are ava
19424
After Preset Mode inputs have been changed to one