XC3S50-4TQG144C DataSheet
DATASHEET
XC3S50-4TQG144C 描述
enabled and synchronous loading occurs on the next clock pulse. Clocking is accomplished on the low-to-high level edge of the clock pulse. The CLOCK-INHIBIT input should be changed to the high only while the clock input is held high. A direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. Functional details are shown in the truth table and the timing chart. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
XC3S50-4TQG144C 特点
duce DMT sidelobes and out of band noise influ- ence on the receiver. On the RX path, a LP filter must be used in order to reduce the echo signal level and to avoid saturation of the input stage of the receiver. The POTS filter is used in both directions to re- duce crosstalk between XC3S50-4TQG144CS signals and POTS speech and signalling.
XC3S50-4TQG144C 应用
Low profile (4.5mm max. height) SMD type. Unshielded. Self-leads, suitable for high density mounting. High energy storage and low DCR. Provided with embossed carrier tape packing. Ideal for power source circuits, DC-DC converter, DC-AC inverters inductor application. In addition to the standard versions shown here, custom inductors are available to meet your exact requirements.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
14077
There are recommended techniques such as grooves
12491
8. Guaranteed by Design. 9. This parameter is g
12050
2. Data labelled Typ is not to be used for design
17212
The AC16543 are 16-bit registered transceivers t