XC3S400-4TQG144I DataSheet
DATASHEET
XC3S400-4TQG144I 描述
VBBOutput reference voltage-1.38-1.22VIBB = 0.4 mA VPP (DC) is the minimum differential input voltage swing required to maintain device functionality. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC) range and the input swing lies within the VPP (DC) specification. Input have internal pullup/pulldown resistors which affect the input current. Equivalent to a termination of 50W to VTT. ICC calculation: ICC = (number of differential output used) x (IOH + IOL) + IEE ICC = (number of differential output used) x (VOH C VTT )Rload + (VOL C V TT )Rload + IEE.
XC3S400-4TQG144I 特点
The XC3S400-4TQG144I is a fast, low power, 5V-only CMOS Parallel E2PROM organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and VCC power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bits signal the start and end of the self-timed write cycle. Additionally, the XC3S400-4TQG144I features hardware and software write pro- tection.
XC3S400-4TQG144I 应用
No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD. The contents described herein are subject to change without notice. The specifications for the
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
6160
These Schottky barrier diodes are designed
8632
The ADV7183A has a 5-line, superadaptive, 2D comb
16463
Description plastic lead chip carrier; 44 leads
11206
OSCS is a system oscillator I/O pin connected to
18010
Design and specifications are subject to cha