XC3S200AN-4FTG256C DataSheet
DATASHEET
XC3S200AN-4FTG256C 描述
The MAX104 features an on-board +2.5V precision bandgap reference, which can be activated by connecting the bandgap reference´s output contact (REFOUT) to the in-phase input (REFIN) of the internal reference amplifier. The negative input of this amplifier is internally tied to the reference ground (GNDR). The REFOUT port can provide a current of up to 2.5mA for external devices. This is enough drive for two MAX104s configured for interleaved operation (to achieve a sampling rate of 2 gigasamples per second, or 2Gsps). Since the bandgap reference source is internally compensated, external bypass components are not needed with REFOUT connections.
XC3S200AN-4FTG256C 特点
• Single-Supply Operation (+2V to +6V) • Rail-to-Rail Analog Signal Dynamic Range • Low On-Resistance (6Ω typ. with 5V supply) Minimizes Distortion and Error Voltages • On-Resistance Flatness, 3Ω typ. • Low Charge Injection Reduces Glitch Errors. Q = 4pC typ. • High Speed. tON = 10ns typ. • Wide -3dB Bandwidth: 326 MHz (typ.) • High-Current Channel Capability: >100mA • TTL/CMOS Logic Compatible • Low Power Consumption (0.5µW typ) • Small outline transistor package minimizes board area • Packaging (Pb-free & Green available): - 5-pin 65-mil wide SOT23 (T) for XC3S200AN-4FTG256C and XC3S200AN-4FTG256C - 6-pin 65-mil wide SOT23 (T) for XC3S200AN-4FTG256C - 5-pin 50-mil wide SC70 (C) for XC3S200AN-4FTG256C/XC3S200AN-4FTG256C
XC3S200AN-4FTG256C 应用
The internal ADC treats Cs as a floating transfer capacitor; as a direct result, the sense electrode can be connected to either SNS1 or SNS2 with no performance difference. In both cases the rule Cs >> Cx must be observed for proper operation. The polarity of the charge buildup across Cs during a burst is the same in either case.
相关型号
型号
数量
厂商
批号
描述
询价
10241
11+
PARAMETER Reference Voltage Section Fb Voltage
13752
11+
The floating-point register file is made u
5208
A high on the MASTER RESET (MR) sets all the cont
14048
Addresses and chip enables are registered at risin
16717
The XC5200 Field-Programmable Gate Array Family i
17695
The CS5381 uses a 5th-order, multi-bit delta-sigma
8886
The mounting area was reduced by mak- ing the tw
13759
The A-to-B enable (CEAB) input must be low in ord
8877
Output, Pin 14, is suitable for controlling a pow
3499
The challenge for an integrated clock-recovery cir
3275
Continuous Drain Current, VGS @ 10V Continuous D
7426
Drive Up To 15 LSTTL Loads Low Power Consumption,
11466
High Power Switching Regulator Controller for DDR
10817
The internal circuit is composed of 2 stages inc
18287
The Edge646 driver supports three distinct program
19657
• True dual-ported memory cells which allow
16545
Output Bit Driver Voltage Supply Ground Output
9861
enabled and synchronous loading occurs on the ne
14077
There are recommended techniques such as grooves
12491
8. Guaranteed by Design. 9. This parameter is g
12050
2. Data labelled Typ is not to be used for design