TPS54310PWP DataSheet
DATASHEET
TPS54310PWP 描述
The A0, A1, and A2 are the device address inputs that are hardwired or left unconnected for hardware flexibility. When pins are hardwired, as many as eight devices may be addressed on a single bus system. When the pins are not hardwired, the default A0, A1, and A2 are zero.
TPS54310PWP 特点
Precision Reference: 0.75% tolerance. Dropout Voltage: typically 120 mV @ 50 mA load, and 7 mV @ 1 mA load. Ground Pin Current: typically 320 µA @ 50 mA load, and 80 µA @ 1 mA load. Sleep Mode: less than 1 µA quiescent current when on/off pin is pulled low. Smallest Possible Size: SOT-23 package uses minimum board space.
TPS54310PWP 应用
Technical/Catalog InformationTPS54310PWPVendorTexas InstrumentsCategoryIntegrated Circuits (ICs) Type
相关型号
型号
数量
厂商
批号
描述
询价
9113
11+
Vth can be expressed as voltage between gat
7426
11+
The AV34063 is a monolithic control circui
4276
11+
CURRENT LIMIT PROTECTION The LX8819 includ
15851
• Average CRT cut-off voltages • Max
7604
Note 2: All input and/or output pins shall not exc
6571
In addition to the standard output configuration,
13319
Information at the D input is transferred to the
10169
Connect a resistor from this pin to the drain of