主页 >> 半导体&集成电路(IC) >> 电源管理 IC - TPS54286PWPR

TPS54286PWPR

工厂型号: TPS54286PWPR
型号类别: 电源管理 IC
厂商: TI
型号: TPS54286PWPR
批号:
数量: 9151
更新日期: 2011/09/30

我们的销售团队能用多国语言交流,给予您及时的反馈!

*我们在周一至周五给你提供24小时的咨询服务。
*我们会在您询价24小时之内给予您一个详尽的报价。
*我们提供免费代用产品服务。

描述

特点

应用

TPS54286PWPR 描述

    The Hynix HYM71V16C755AT8 Series are 16Mx72bits ECC Synchronous DRAM Modules. The modules are composed of nine 16Mx8bits CMOS Synchronous DRAMs in 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package on a 168pin glass-epoxy printed circuit board. One 0.22uF and two 0.0022uF decoupling capacitors per each SDRAM are mounted on the PCB.

TPS54286PWPR 特点

    Each TPS54286PWPR contains a unique 64Cbit code (see Figure 5) stored in ROM. The least significant 8 bits of the ROM code contain the TPS54286PWPRs 1Cwire family code: 28h. The next 48 bits contain a unique serial number. The most significant 8 bits contain a cyclic redundancy check (CRC) byte that is calculated from the first 56 bits of the ROM code. A detailed explanation of the CRC bits is provided in the CRC GENERATION section. The 64Cbit ROM code and associated ROM function control logic allow the TPS54286PWPR to operate as a 1Cwire device using the protocol detailed in the 1-WIRE BUS SYSTEM section of this datasheet.

TPS54286PWPR 应用

    Technical/Catalog InformationTPS54286PWPRVendorTexas Instruments (VA)CategoryIntegrated Circuits (ICs) Type
询价
姓名 *: 除了和您交流有关我们公司的相关信息,我们不会把您的电子邮件用于其他任何目的, 同时,公司也不会向第三方提供或透漏您的信息。
公司名称 *:
联系电话 *:
电子邮箱 *:
型号 *:
数量 *:
内容 :
如果我们公司的库存数据库中没有您需要的元器件,请在备注栏输入型号、数量,我们会为您提供紧急物料搜寻服务查找。

相关型号

型号
数量
厂商
批号
描述
询价
8405
11+
6201
11+
9716
11+
7046
11+
9050
11+
6718
11+
4458
11+
5125
11+
10984
11+
13510
11+
6778
11+
5257
11+
7157
11+
9113
11+
  Vth can be expressed as voltage between gat
7426
11+
  The AV34063 is a monolithic control circui
4276
11+
CURRENT LIMIT PROTECTION   The LX8819 includ
15955
Notes: 6. For in-band signals 115.2 Kb/s where
6321
The A0, A1, and A2 are the device address inputs
15851
• Average CRT cut-off voltages • Max
7604
Note 2: All input and/or output pins shall not exc