KTC8550 DataSheet
DATASHEET
KTC8550 描述
Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM´s output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off- chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.
KTC8550 特点
The KTC8550 has a differential LVPECL reference input along with an external feedback input. These features make the KTC8550 ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance. The MR/OE input pin will tristate the output buffers when driven high.
KTC8550 应用
When the internal low voltage detect circuitry senses that V2MON is low, the V2FAIL pin goes active. Typically this would be used by the processor as an interrupt to stop the execution of the code or to do housekeeping in prep- aration for an impending power failure.
相关型号
型号
数量
厂商
批号
描述
询价
7779
11+
The MAX809 and MAX810 are costCeffective s
9847
11+
Eight-bit PWM current control is built in for all
7290
11+
Low, 55µA No-Load Supply Current Guaranteed
8786
11+
• Fast: Optimized for medium operating &nb
18833
11+
The MCP1700 is capable of delivering 250 mA with
19611
11+
The Intersil family of Star*Power FETs includes a
13752
11+
The floating-point register file is made u
12582
11+
* Notice: Stresses above those listed under Maximu
10241
11+
PARAMETER Reference Voltage Section Fb Voltage