STF11NM80 DataSheet
DATASHEET
STF11NM80 描述
DATA POLLING: The AT28C010-12DK features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.
STF11NM80 特点
The input circuit of the receiver consists of a 5k resistor terminated to ground through 120Ω on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than 15V. The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see VIN(INVERTING) +0.45V or VIN(INVERTING) +0.9V when the control input is connected to 10V. The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver. It is recommended that the receiver be terminated (500Ω or less) to insure it will detect an open circuit in the presence of noise. The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation. For unbalanced operation, the receiver would be in an inde- terminate logic state if the offset control input was open. Connecting the fail-safe offset pin to 5V, offsets the receiver threshold to 0.45V. The output is forced to a logic zero state if the input is open or shorted.
STF11NM80 应用
Technical/Catalog InformationSTF11NM80VendorSTMicroelectronicsCategoryDiscrete Semiconductor Products Mounting Type
相关型号
型号
数量
厂商
批号
描述
询价
9427
08+
S3901/S3904 series do not require any DC voltage
15092
11+
The SAB 80C515/80C535 is a stand-alone, high-perfo
3415
11+
Clock output traces should use series termination
3808
11+
Noise on the transmission media is rejected by th
19544
A host reads, programs, or checks the status of t
10632
If the command byte is an EEPROM address, the nex
6480
Programmable LVDS amplitude (VOD) and LVDS offset